



PSIC: Priority-Strict Multi-Core IRQ Processing

Malte Bargholz, Christian Dietrich, Daniel Lohmann

May 18, 2022



Interrupt Delivery





- External Events (Interrupts)
 - Device requests interruption
 - Controller dispatches IRQ
 - ISRs process and complete request

😰 Prioritized Multi-Core Interrupt Delivery





- External Events (Interrupts)
 - Device requests interruption
 - Controller dispatches IRQ
 - ISRs process and complete request
- Better Hardware
 - m > 1: Embedded multi-cores
 - $n > m \Rightarrow$ Still not enough CPUs
 - Priority-aware processing order?





Partitioned Delivery



- + Simple in hardware
- + High Cache locality
- Latency despite resources
- Less flexibility





Partitioned Delivery



- + Simple in hardware
- + High Cache locality
- Latency despite resources
- Less flexibility

Global Delivery



- More complex hardware
- More cache interference
- + Use all available resources
- + Offload global event distribution





Partitioned Delivery



- + Simple in hardware
- + High Cache locality
- Latency despite resources
- Less flexibility

Global Delivery



- More complex hardware
- More cache interference
- + Use all available resources
- + Offload global event distribution

Global and Semi-Partitioned scheduling require (some) system-wide event distribution \rightarrow Overheads in real-world system software.







Global and Semi-Partitioned scheduling require (some) system-wide event distribution \rightarrow Overheads in real-world system software.



Motivation

- Problems with Current Interrupt Controllers
- The PSIC Interrupt Controller
- Evaluation
- Summary



Motivation

Problems with Current Interrupt Controllers

- The PSIC Interrupt Controller
- Evaluation
- Summary

Global Delivery: Any IRQ on any CPU



- Infineon Aurix: Statically configured IRQ-CPU pairs
 ⇒ No global interrupt dispatching
- NXP MPC5676 (Power): Both CPUs are notified ⇒ Software must synchronize ISR execution.

Global Delivery: Any IRQ on any CPU



- Infineon Aurix: Statically configured IRQ-CPU pairs ⇒ No global interrupt dispatching
- NXP MPC5676 (Power): Both CPUs are notified ⇒ Software must synchronize ISR execution.
- ARM GiC and RISC-V PLIC give weak guarantees



- Multiple CPUs with sufficiently low priority can be interrupted
- $\blacksquare \Rightarrow$ Software must synchronize ISR execution

Global Delivery: Any IRQ on any CPU



- Infineon Aurix: Statically configured IRQ-CPU pairs ⇒ No global interrupt dispatching
- NXP MPC5676 (Power): Both CPUs are notified ⇒ Software must synchronize ISR execution.
- ARM GiC and RISC-V PLIC give weak guarantees



- Multiple CPUs with sufficiently low priority can be interrupted
- $\blacksquare \Rightarrow$ Software must synchronize ISR execution





- Multiple CPUs can be interrupted and suffer from the interference
- Inter-CPU synchronization through atomic claim operation





- Multiple CPUs can be interrupted and suffer from the interference
- Inter-CPU synchronization through atomic claim operation
- Intel (IO)APIC supports Lowest-Prio Delivery Mode



- Prioritized delivery and priority-check is decoupled
- \blacksquare Delivered IRQ stuck in local APIC \Rightarrow Priority Inversion





- Multiple CPUs can be interrupted and suffer from the interference
- Inter-CPU synchronization through atomic claim operation
- Intel (IO)APIC supports Lowest-Prio Delivery Mode



- Prioritized delivery and priority-check is decoupled
- \blacksquare Delivered IRQ stuck in local APIC \Rightarrow Priority Inversion





- Multiple CPUs can be interrupted and suffer from the interference
- Inter-CPU synchronization through atomic claim operation
- Intel (IO)APIC supports Lowest-Prio Delivery Mode



- Prioritized delivery and priority-check is decoupled
- \blacksquare Delivered IRQ stuck in local APIC \Rightarrow Priority Inversion







- Priority strictness requires Nested Interruptions
 - Interrupted ISRs stick to the CPU, buried in the stack
 - Systematic priority-strictness violation







- Priority strictness requires Nested Interruptions
 - Interrupted ISRs stick to the CPU, buried in the stack
 - Systematic priority-strictness violation







- Priority strictness requires Nested Interruptions
 - Interrupted ISRs stick to the CPU, buried in the stack
 - Systematic priority-strictness violation
 - $\blacksquare \Rightarrow$ ISR Migration is mandatory







- Priority strictness requires Nested Interruptions
 - Interrupted ISRs stick to the CPU, buried in the stack
 - Systematic priority-strictness violation
 - \blacksquare \Rightarrow ISR Migration is mandatory
- Controller must decouple IRQ delivery and completion
 - ARM GiC: IRQ completion and drop of priority are atomic
 - MCP5676/(IO) APIC: Unmigratable hardware state

State-of-the-Art Interrupt Controllers



	ARM GIC	Aurix IR	MPC5676	I/O APIC	PLIC	PSIC
Global IRQ Delivery	(√)	×	(√)	√	(√)	<
Lowest-Priority Delivery	(√)	×	×	(√)	(√)	<
IRQ Migration	×	✓	×	×	√	<

TABLE I: Feature Matrix of available interrupt controllers



Motivation

Problems with Current Interrupt Controllers

The PSIC Interrupt Controller

Evaluation

Summary

PSIC: Priority-Strict Interrupt Controller



- Multi-Core Interrupt Controller for real-time systems
 - Global Delivery of the highest-priority IRQ to the lowest-priority CPU
 - PSIC reconsiders decisions if CPU-priorities change
 - Simple ISR migration: No CPU-local hardware state



- PSIC is (near) drop-in replacement for RISC-V's PLIC
 - Compatible memory-mapped IO interface
 - PSIC manages CPU and IRQ priorities
 - CPU-local interface: trigger, claim, redeliver, complete







- CPU-local message boxes
- Deliver one IRQ per cycle
- SW takes responsibility after claim
- Priority changes invalidate mailboxes
- Retract invalidated decisions
- Global IRQ-Source blocking

PSIC: System-Software Integration



- ISR migration requires CPU-local (software-)state migration
 - ISRs become light-weight threads, trampoline performs switch
 - PSIC handles ISR ownership, no global synchronization
 - Software induces only bounded priority-strictness violations

```
context_t ctx[MAX_IRQ];
irg_t active[MAX_CPU]:
void PSIC_Trampoline() {
  cpu_t id = getCPU();
  // Save PREV Context
  irq_t PREV = active[id];
  save(&ctx[PREV]);
  // Claim NEXT and Redeliver PREV
  irq_t NEXT = PSIC.claim();
  if (prev != 0)
    PSIC.redeliver(prev);
  // Load new Context
  active[id] = NEXT;
  load(&context[NEXT]);
}
```

```
void ISR_3() {
  enable_int();
  // ... workload ...
  disable_int();
```

```
setup(&ctx[3], &ISR_3);
PSIC.complete(3);
PSIC.setCPUPrio(0);
```



Motivation

- Problems with Current Interrupt Controllers
- The PSIC Interrupt Controller

Evaluation

Summary

🔁 Prototype and Hardware Cost



- Integrated Prototype with Rocket RISC-V Generator
 - Configurable: IRQ sources, CPU interfaces, priority width
 - Synthesized for Xilinx Zynq7000 FPGA (XC7X020), 100Mhz



🔁 Prototype and Hardware Cost



- Integrated Prototype with Rocket RISC-V Generator
 - Configurable: IRQ sources, CPU interfaces, priority width
 - Synthesized for Xilinx Zynq7000 FPGA (XC7X020), 100Mhz







Parallel cyclic Test with periodic (t_i) IRQ

			Lowest-Priority CPU				
		CPU1	CPU2	CPU3	CPU4		
$t_i = 200$	PLIC PSIC	$5489 \\ 5475$	$5489 \\ 5243$	$5487 \\ 5243$	$5484 \\ 5243$		
$t_i = 50$	PLIC PSIC	$6267 \\ 6228$	$6261 \\ 5247$	$6253 \\ 5247$	$\begin{array}{c} 6243 \\ 5247 \end{array}$		

TABLE III: Time taken (µs) for one loop with C = 65535



Motivation

- Problems with Current Interrupt Controllers
- The PSIC Interrupt Controller
- Evaluation
- Summary





- Global/Semi-partitioned scheduling requires Global Event Delivery
 - Current multi-core controllers do not support priority-strict delivery
 - Global delivery, Lowest-priority delivery, ISR migration
- PSIC: Priority-strict IRQ delivery onto multiple cores
 - Deliver one IRQ per cycle to a CPU-local mailbox
 - Retract and redeliver IRQs on CPU-priority change
 - Replacement for RISC-V's platform-Level interrupt controller
- Prototype Implementation for Rocket Chip Generator
 - Complexity and critical path driver: Max-IRQ selector
 - Reasonable overheads for real-world-sized systems